4027 JK Flip Flop

CD4027 dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors. Each flip-flop has independent J, K, set, reset, and clock inputs and buffered Q and Q outputs. These flip-flops are edge sensitive to the clock input and change state on the positive- going transition of the clock pulses. Set or reset is independent of the clock and is accomplished by a high level on the respective input. All inputs are protected against damage due to static discharge by diode clamps to VDD and VSS. CityTechBD

Specification:

• Dc Supply Voltage Range:-0.5V-20V
• Input Voltage Range:-0.5V to VDD+0.5V
• DC input Current,any one input:±10mA